OUTPUT BUFFER BLOCK Data Bus clock signal line DELAY CONTROLLING BLOCK **DUMMY DELAY LINE BLOCK DELAY MODEL BLOCK DELAY LINE BLOCK** CLOCK DIVIDING BLOCK 氨 PHASE COMPARING BLOCK 뜴 햦 CLOCK BUFFER BLOCK

FIG. 1 (PRIOR ART)

FIG. 2 (PRIOR ART)

<u>11</u>





FIG. 3 (PRIOR ART)






FIG. 4 (PRIOR ART)




FIG. 6 (PRIOR ART)

